Circuits and architectures have become more complex in terms of structure, interconnection topology, and data flow. Design correctness has become increasingly significant, as errors in design may result in strenuous debugging, or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in ...
Read More
Circuits and architectures have become more complex in terms of structure, interconnection topology, and data flow. Design correctness has become increasingly significant, as errors in design may result in strenuous debugging, or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in guaranteeing the correctness of designs and have thus received a significant amount of attention in the CAD industry today.This book presents a formal method for specifying and verifying the correctness of systolic array designs. Such architectures are commonly found in the form of accelerators for digital signal, image, and video processing. These arrays can be quite complicated in topology and data flow. In the book, a formalism called STA is defined for these kinds of dynamic environments, with a survey of related techniques. A framework for specification and verification is established. Formal verification techniques to check the correctness of the systolic networks with respect to the algorithmic level specifications are explained. The book also presents a Prolog-based formal design verifier (named VSTA), developed to automate the verification process, as using a general purpose theorem prover is usually extremely time-consuming. Several application examples are included in the book to illustrate how formal techniques and the verifier can be used to automate proofs.
Read Less
Add this copy of Specification and Verification of Systolic Arrays to cart. £17.27, very good condition, Sold by Suffolk Books rated 5.0 out of 5 stars, ships from center moriches, NY, UNITED STATES, published 1999 by World Scientific Publishing Comp.
Add this copy of Specification and Verification of Systolic Arrays to cart. £23.56, good condition, Sold by BuenaWave rated 5.0 out of 5 stars, ships from Oklahoma City, OK, UNITED STATES, published 1999 by World Scientific Publishing Company.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
Good. This is a pre-loved book that shows moderate signs of wear from previous reading. You may notice creases edge wear or a cracked spine but it remains in solid readable condition. Please note: -May include library or rental stickers stamps or markings. -Supplemental materials e.g. CDs access codes inserts are not guaranteed. -Box sets may not come with the original outer box. If it does the box will not be in perfect condition. -Sourced from donation centers; authenticity not verified with publisher. Your satisfaction is our top priority! If you have any questions or concerns about your order please don't hesitate to reach out. Thank you for shopping with us and supporting small business-happy reading!
Add this copy of Specification and Verification of Systolic Arrays to cart. £59.65, new condition, Sold by Just one more Chapter rated 4.0 out of 5 stars, ships from Miramar, FL, UNITED STATES, published 1999 by World Scientific Publishing Co.
